Skip to content 
800G CPO PCB routing requires much tighter control of signal loss, impedance, crosstalk, via transitions, and material properties than conventional high-speed PCB design. As co-packaged optics moves optical engines closer to high-speed switch ASICs, the electrical channels become shorter but significantly more sensitive to PCB manufacturing tolerances, stackup geometry, and routing quality.
For PCB designers, the goal is not simply to route more signals into a smaller area. The PCB must provide a predictable electrical channel while also supporting thermal management, mechanical alignment, HDI structures, and reliable manufacturing.
Why 800G CPO PCB Routing Is Challenging
800G Bandwidth and PAM4 Signaling
800G optical connectivity commonly relies on high-speed PAM4 electrical interfaces. Compared with traditional NRZ signaling, PAM4 carries more bits per symbol but provides smaller voltage margins, making the channel more sensitive to loss, reflections, crosstalk, and noise.
As a result, PCB routing becomes part of the overall channel budget rather than an isolated layout task.
Shorter Electrical Channels
One of the main advantages of CPO is that the optical engine is placed much closer to the switch ASIC.
This shortens the electrical path and can reduce power consumption and signal loss. However, shorter channels also make discontinuities near packages, vias, connectors, and transitions more significant because there is less channel length available for equalization to compensate for imperfections.
CPO therefore requires close coordination between package, PCB, optical engine, and mechanical design.
Higher Routing Density
CPO assemblies place high-speed electrical connections, optical components, power delivery, and thermal structures into a highly constrained area.
The PCB may require fine-line routing, microvias, via-in-pad, sequential lamination, and carefully controlled layer transitions to escape dense packages without compromising signal integrity.
Key 800G CPO PCB Routing Requirements
Signal Loss
Insertion loss is one of the most important parameters in an 800G electrical channel.
Loss comes from several sources, including:
- Dielectric loss
- Copper conductor loss
- Copper surface roughness
- Vias and transitions
- Connectors
- Package structures
- Trace length
The PCB contribution should therefore be included in the complete channel loss budget before the stackup is finalized.
Controlled Impedance
High-speed differential channels require controlled impedance throughout the routing path.
Impedance depends on:
- Trace width
- Trace spacing
- Copper thickness
- Dielectric thickness
- Dk
- Reference-plane geometry
- Surface roughness
The impedance target should be defined together with the actual stackup rather than added after routing.
Crosstalk
Dense parallel routing can increase near-end and far-end crosstalk.
For critical differential pairs, designers should maintain appropriate spacing, avoid unnecessary parallel runs, and provide continuous reference planes.
Where routing density is extremely high, layer assignment can also be used to separate sensitive channels from aggressive switching signals.
Skew and Timing
Within a high-speed differential pair, excessive length mismatch can reduce timing margin and degrade signal quality.
Length matching should be based on the actual interface requirement rather than applying an unnecessarily strict rule to every signal.
The shortest and cleanest routing path is often preferable to excessive serpentine routing.
800G CPO PCB Stackup Design
A suitable stackup provides the physical foundation for controlled impedance and predictable signal propagation.
Signal and Reference Layers
High-speed signal layers should be located close to continuous reference planes.
A solid reference plane provides a predictable return-current path and helps reduce electromagnetic coupling.
For critical channels, stripline or well-controlled microstrip structures may be selected depending on the mechanical and routing requirements.
Dielectric Thickness
The distance between the signal trace and its reference plane directly affects impedance.
Small changes in dielectric thickness can therefore change the required trace geometry.
For this reason, the stackup should define realistic finished dielectric targets and manufacturing tolerances rather than relying only on nominal material thickness.
Copper Thickness
Copper thickness affects both impedance and conductor loss.
Heavier copper can benefit power distribution but may increase routing constraints for high-speed signal layers.
A hybrid copper strategy can therefore be useful: optimize copper construction for critical signal layers while providing adequate copper capacity on power layers.
Backdrilling and Via Transitions
A via passing through multiple layers can leave an unused barrel section below the connected signal layer.
At high frequencies, this via stub can behave as a resonant discontinuity.
Backdrilling can remove the unnecessary portion of the via and improve the electrical transition.
The required residual stub length should be determined from the channel design and simulation rather than using one universal value.
Material Selection for 800G CPO PCBs
Low-Loss and Ultra-Low-Loss Laminates
Material selection becomes increasingly important as channel bandwidth increases.
Low-loss laminates can reduce dielectric loss compared with conventional FR-4 systems, particularly on critical high-speed layers.
However, the lowest-loss material is not automatically the best choice. Material availability, thickness options, thermal properties, copper compatibility, manufacturability, and cost should also be considered.
Dk and Df
Dielectric constant (Dk) affects signal propagation and impedance, while dissipation factor (Df) contributes to dielectric loss.
When selecting materials for an 800G design, use material data relevant to the operating frequency and actual laminate construction.
Do not rely solely on a single nominal Dk or Df value without checking how the manufacturer defines and measures it.
Copper Roughness
At high frequencies, conductor loss is affected by copper surface roughness.
The current distribution becomes increasingly concentrated near the conductor surface, making copper foil selection more important for critical high-speed channels.
Low-profile or very-low-profile copper can therefore be considered where the channel loss budget requires it.
Glass Weave Effects
The glass fabric in a multilayer laminate creates local variations in dielectric environment.
High-speed differential pairs routed through areas with different glass/resin distributions can experience variations in effective propagation characteristics.
Where the channel margin is tight, designers may consider routing strategies that reduce sensitivity to glass-weave effects.
800G CPO PCB Routing Techniques
Differential Pair Routing
Maintain consistent differential-pair geometry along the channel.
Important considerations include:
- Stable trace width
- Controlled pair spacing
- Continuous reference plane
- Limited layer transitions
- Smooth routing around bends
- Minimal unnecessary vias
Avoid abrupt geometry changes near package and connector transitions.
Via and Transition Design
Every via transition should be treated as part of the high-speed channel.
Keep the transition structure compact and use appropriate anti-pad and reference-via configurations.
For dense package escape, microvias and via-in-pad structures can reduce unnecessary routing distance and improve layer-transition control.
Trace Length Matching
Match differential-pair lengths according to the interface timing requirement.
Avoid excessive serpentine routing because unnecessary bends increase routing complexity and can introduce additional discontinuities.
For multi-lane interfaces, lane-to-lane skew should also be reviewed according to the specific interface specification.
Return Path Continuity
A high-speed signal needs a continuous return-current path.
Avoid routing critical pairs across reference-plane splits or large voids.
When a signal must transition between reference structures, provide a suitable return path using nearby ground vias or an equivalent structure.
Thermal and Mechanical Considerations
CPO introduces another challenge: optical and electrical components can be located in extremely close proximity.
Optical Engine Thermal Management
Optical engines, drivers, TIAs, and switching devices can generate concentrated heat.
PCB thermal design may therefore require:
- Large copper areas
- Thermal vias
- Heat-spreading structures
- Embedded copper solutions
- Controlled component placement
Thermal design should be developed together with the mechanical cooling solution rather than after routing is complete.
Copper Distribution and Warpage
High-density copper areas can create significant differences in local copper distribution.
Uneven copper distribution can contribute to board warpage during fabrication and assembly.
For CPO-related boards with tight mechanical tolerances, copper balance should be reviewed during stackup and layout development.
Assembly Alignment
CPO assemblies can have tighter mechanical requirements than conventional PCB assemblies because optical alignment and component placement may directly affect system performance.
Pad geometry, board flatness, fiducial placement, solder mask control, and assembly process capability should therefore be considered early.
800G CPO PCB Design Comparison
| Design Area | Conventional High-Speed PCB | 800G CPO PCB |
|---|---|---|
| Signal speed | High | Extremely high |
| Material requirement | Standard to low-loss | Low-loss / ultra-low-loss where required |
| Impedance control | Important | Critical |
| Via structures | Through vias often sufficient | Microvias, via-in-pad, backdrilling may be required |
| Routing density | Moderate to high | Very high |
| Thermal density | Application dependent | Often high near optical/electrical engines |
| Mechanical tolerance | Standard | More demanding |
| Channel analysis | Recommended | Strongly recommended |
| Manufacturing tolerance | Standard PCB capability | Tighter process control |
The exact requirements depend on the architecture, lane rate, channel length, package, and system design.
Common 800G CPO PCB Routing Mistakes
Using Material Specifications Without a Loss Budget
Selecting a low-loss laminate without calculating the complete channel budget can lead to unnecessary cost or insufficient performance.
Material selection should follow the electrical requirements.
Treating Impedance as a PCB-Only Parameter
Impedance is affected by package transitions, vias, connectors, trace geometry, and reference structures.
The complete channel should be considered rather than checking only the PCB trace.
Excessive Via Transitions
Every additional transition can introduce discontinuity and loss.
Use the minimum number of layer transitions required to complete the routing.
Ignoring Copper Roughness
For high-speed channels, copper roughness can contribute meaningful conductor loss.
The copper foil specification should therefore be included in the material and stackup review.
Routing Across Reference-Plane Gaps
A discontinuous return path can increase loop inductance and electromagnetic coupling.
Critical channels should maintain a continuous reference environment whenever possible.
Optimizing Only for Electrical Performance
An electrically excellent design can still fail if it cannot be fabricated or assembled reliably.
Stackup, HDI, warpage, thermal management, inspection, and assembly capability should be reviewed together.
800G CPO PCB Routing Checklist
Before releasing the design, review:
- Channel loss budget defined
- Impedance targets defined
- Stackup finalized
- Low-loss material selected
- Dk and Df data verified
- Copper roughness reviewed
- Differential-pair geometry controlled
- Reference planes continuous
- Via transitions minimized
- Backdrilling requirements defined
- HDI structures reviewed
- Thermal paths verified
- Copper distribution checked
- Warpage requirements defined
- Manufacturing capability confirmed
- Critical channels validated by simulation or measurement
FAQ
What is 800G CPO PCB routing?
800G CPO PCB routing refers to the design of high-speed electrical interconnects used around 800G co-packaged optics architectures. It focuses on controlling loss, impedance, crosstalk, via transitions, and routing density.
What materials are used for 800G CPO PCBs?
Low-loss and ultra-low-loss laminates may be used for critical high-speed channels. The final material should be selected according to the channel loss budget, frequency, thermal requirements, availability, and manufacturing capability.
Does an 800G CPO PCB require HDI?
Not every CPO board requires the same HDI structure. However, dense package escape routing may benefit from microvias, via-in-pad, blind vias, and sequential lamination.
Is backdrilling necessary for 800G PCB routing?
Backdrilling may be required when via stubs create unacceptable discontinuities. The decision should be based on the actual via geometry and channel analysis.
Why is copper roughness important for 800G PCB routing?
At high frequencies, conductor loss becomes increasingly sensitive to the copper surface profile. Lower-profile copper can help reduce loss on critical high-speed channels.
What is the biggest PCB challenge in CPO?
There is no single challenge. Signal integrity, thermal management, routing density, mechanical alignment, material selection, and manufacturing tolerances must all work together.
Conclusion
800G CPO PCB routing represents a significant step beyond conventional high-speed PCB design. The shorter electrical channels enabled by CPO can reduce interconnect loss and power, but they also make PCB transitions, material properties, impedance variation, and manufacturing tolerances increasingly important.
A successful design starts with the channel loss budget and works backward into the material, stackup, routing geometry, via structure, and manufacturing process.
By coordinating signal integrity, power, thermal, mechanical, and manufacturing requirements early, engineers can build an 800G CPO PCB that is not only electrically capable but also manufacturable and reliable.
