Skip to content 
A controlled impedance PCB is designed to maintain a specific characteristic impedance along selected signal paths, allowing high-speed signals to travel with predictable electrical performance. As signal edge rates increase, PCB traces behave more like transmission lines, making impedance discontinuities more likely to cause reflections, ringing, signal distortion, and timing problems.
Controlled impedance is commonly required for high-speed digital, RF, and communication interfaces such as PCIe, USB, HDMI, Ethernet, DDR, and RF circuits. However, achieving the target impedance is not simply a matter of selecting a trace width. Stackup structure, dielectric properties, copper thickness, routing geometry, and manufacturing tolerances all affect the final impedance.
What Is a Controlled Impedance PCB?
Controlled impedance refers to designing and manufacturing PCB transmission lines so that their characteristic impedance remains within a specified target and tolerance.
The impedance of a PCB trace is primarily influenced by:
- Trace width
- Copper thickness
- Dielectric thickness
- Dielectric constant (Dk)
- Distance to the reference plane
- Trace spacing for differential pairs
For example, a wider trace generally produces lower impedance, while increasing the distance between the trace and its reference plane generally increases impedance.
This means impedance control is a stackup-level design decision, not simply a trace-width setting. The final geometry must be designed together with the PCB material and layer structure.
When Do You Need Impedance Control?
Not every PCB requires controlled impedance.
It becomes increasingly important when signal rise/fall time and interconnect length make transmission-line effects significant. High-speed interfaces and RF circuits are common examples.
Typical applications include:
- PCIe
- USB
- HDMI
- Gigabit Ethernet
- DDR memory
- High-speed SerDes
- RF and microwave circuits
- Telecommunications equipment
- High-speed computing systems
The decision should not be based only on a simple frequency threshold. Signal rise time, trace length, interface requirements, and electrical specifications should all be considered.
If the interface specification defines a target impedance, that requirement should be incorporated into the PCB stackup and routing from the beginning.
What Determines PCB Impedance?
Several physical and material parameters work together to determine the impedance of a PCB transmission line.
Trace Width
For a given stackup and material, increasing trace width generally lowers characteristic impedance, while reducing trace width increases it.
This is why controlled impedance traces should not be assigned arbitrary widths before the stackup has been established.
Dielectric Thickness
The distance between the signal trace and its reference plane has a significant effect on impedance.
A larger dielectric height generally increases impedance, while a smaller distance decreases it.
Copper Thickness
Copper thickness changes the physical cross-section of the trace and therefore affects its impedance. The effect becomes more significant when using thicker copper or fine trace geometries.
Dielectric Constant (Dk)
The dielectric constant of the PCB material affects how electromagnetic energy propagates through the dielectric.
For impedance-critical designs, the material’s Dk and the conditions under which it is specified should be considered rather than relying on a generic material value.
Trace Spacing
For differential pairs, spacing between the two traces affects electromagnetic coupling and therefore the differential impedance.
Single-Ended vs. Differential Impedance
Controlled impedance can generally be divided into single-ended impedance and differential impedance.
| Type | Typical Applications | Common Target |
|---|---|---|
| Single-ended | RF and various high-speed signals | 50 Ω |
| Differential | USB, PCIe, Ethernet and other high-speed links | 85–100 Ω+ |
Target impedance depends on the interface specification and system design. Values should not be assumed without checking the requirements of the specific interface.
For differential pairs, both trace width and spacing need to be controlled because the electromagnetic coupling between the two traces affects the resulting differential impedance.
Controlled Impedance Routing Guidelines
Once the stackup has been established, routing should maintain a consistent transmission-line environment.
Maintain a Continuous Reference Plane
An impedance-controlled trace should have a suitable, continuous reference plane.
Avoid routing high-speed signals across plane splits, voids, or other structures that interrupt the return-current path. A change in the reference environment can create an impedance discontinuity even if the trace width remains unchanged.
Keep Trace Geometry Consistent
Avoid unnecessary changes in:
- Trace width
- Trace spacing
- Reference layer
- Dielectric environment
Abrupt geometry changes can introduce local impedance discontinuities.
Minimize Unnecessary Vias
Every signal via introduces a transition between PCB layers.
For high-speed signals, vias can introduce additional parasitic effects and discontinuities. Where layer transitions are necessary, the via structure and return path should be considered as part of the overall signal path.
Route Differential Pairs Consistently
Differential pairs should maintain consistent:
- Trace width
- Pair spacing
- Reference plane
- Routing environment
Avoid unnecessary separation or asymmetric routing that changes the coupling between the two traces.
How to Specify Controlled Impedance to a PCB Manufacturer
This is one of the most important steps in a controlled impedance PCB project.
Do not assume that the manufacturer can determine all impedance requirements from Gerber files alone.
Your fabrication documentation should clearly identify:
- Target impedance
- Impedance tolerance
- Controlled layers
- Reference planes
- Trace width
- Differential pair spacing
- PCB material
- Stackup requirements
- Required impedance testing
For example:
| Layer | Type | Target | Tolerance | Reference |
|---|---|---|---|---|
| L1 | Single-ended | 50 Ω | ±10% | L2 GND |
| L1 | Differential | 90 Ω | ±10% | L2 GND |
| L3 | Differential | 100 Ω | ±10% | L2/L4 |
The exact values should always come from the electrical requirements of the design.
It is also good practice to discuss the stackup with the PCB manufacturer before finalizing routing. The fabricator may need to adjust dielectric thickness or trace geometry to achieve the target impedance within practical manufacturing tolerances.
How Is Controlled Impedance Tested?
After fabrication, controlled impedance can be verified using Time Domain Reflectometry (TDR).
A TDR test sends a fast electrical signal through a test structure and analyzes reflected signals to identify impedance characteristics and discontinuities.
A typical controlled impedance verification process is:
Target Impedance → Stackup Design → PCB Fabrication → TDR Coupon → Measurement → Impedance Report
A test coupon is normally designed as part of the PCB panel and uses representative trace geometry and layer structures.
TDR testing provides a way to verify that the manufactured PCB is within the specified impedance tolerance rather than relying only on the theoretical value calculated during design.
For standard applications, ±10% is a commonly used impedance tolerance, while tighter tolerances may require tighter control of materials, lamination, etching, and other manufacturing variables.
Common Controlled Impedance PCB Design Mistakes
1. Designing Trace Width Before Finalizing the Stackup
Trace width cannot be determined independently of dielectric thickness, copper thickness, material properties, and reference-plane distance.
2. Routing Across a Split Reference Plane
This can interrupt the return-current path and introduce a significant impedance discontinuity.
3. Ignoring Differential Pair Spacing
Changing pair spacing changes the coupling between the traces and can affect differential impedance.
4. Making Unnecessary Layer Transitions
Vias and changes in reference planes can introduce discontinuities in high-speed signal paths.
5. Not Communicating Impedance Requirements
If the required impedance, tolerance, layers, and reference planes are not clearly documented, the manufacturer may not know which signals require controlled impedance or how they should be verified.
Controlled Impedance PCB Design Checklist
Before releasing a controlled impedance PCB for manufacturing, verify the following:
| Item | What to Check |
|---|---|
| Target Impedance | Required single-ended and differential values |
| Stackup | Layer structure and dielectric thickness |
| Trace Width | Width based on the actual stackup |
| Trace Spacing | Especially for differential pairs |
| Material | Appropriate Dk and electrical characteristics |
| Reference Plane | Continuous reference for controlled traces |
| Tolerance | Required impedance tolerance |
| Testing | TDR coupon and test requirements |
| Documentation | Clear impedance requirements in fabrication notes |
Conclusion
Controlled impedance PCB design is a combination of electrical design and manufacturing control. Trace width alone does not determine impedance. Stackup, dielectric thickness, copper geometry, material properties, routing, and manufacturing tolerances all contribute to the final result.
For high-speed and RF applications, impedance requirements should be considered early in the design process rather than added after routing is complete. Working with the PCB manufacturer on stackup development, clearly documenting impedance requirements, and verifying critical structures with appropriate testing can help achieve more predictable signal integrity and reliable PCB performance.
